INTRODUCTION
The interpretation of the Si based semiconductor industries started in 1959 and is still continuing in following Moore's law. Scaling technology contributed different leakage currents in conventional metal oxide semiconductor (MOS) Field Effect Transistor (FET) which internally affects the device performance. This gives a challenging notation to device engineers. A brief description of various leakage currents is given in [1] describing the issues at scaled channel length. In order to overcome these issues various challenges are addressed such as high-κ gate oxide engineering, spacers engineering and new materials and structural design etc. are reported [2] , [3] , and therefore process technology device structures have been invented. The new design architectures such as silicon on insulator (SOI) [4] , double gate MOSFET (DGMOSFET) [5] , [6] , tri gate MOSFET (TMOSFET) [7] , gate all around (GAA-MOSFET) [8] , Fin-FET [9] , [10] etc., are briefly described.
Apart from this, a new device structure has been identified such as Lilienfeld's first transistor architecture [11] , and followed with various structural design approach as a trigate architecture with no doping gradients is given in [12] . Accordingly, a vertical gate stack SOI and bulk planar Junctionless transistor are reported in [13] - [15] .
Junctionless nanowire (JN) transistor are uniform with heavy doping profile of 10  19 to  10 20 cm -3 with in a Si device layer, the JN is usually a ON resistor which do not require any metallurgical junctions across the channel edges. Depending on the type of transistor N + or P + is doped along S/D channel regions. This approach is well simplified and fabricated with standard CMOS technology [16] , [17] . The physics behind the architecture is given for LG < 20-nm. For N-type MOSFET, due to N+ doping concentration, a high electric field is generated along the vertical direction, which makes the channel fully depleted below VTH with VGS = 0 V, and above VTH field drops to zero. Therefore due to its specific merits JLT along with different structures are preferable for scaling short channel effects.
The paper proposes a SiGe on Insulator (SG-OI) [18] - [21] using junction-less channel Transistor. N D is taken as SiGe to evaluate the performance of the device with respect to I OFF . The parameters listed in Table 1 are used to investigate electrostatic integrity of the device. The obtained results are verified with SOI-JLT and conventional MOSFET. Fig 2 shows that our simulation model is in well agreement with [13] .
With the inherent features of the JLT, a Si 1-0.25 Ge 0.25 mole fraction (x) material is taken along S/D and channel regions with uniformly high N D . The conduction mechanism of JLT shows the difference in ϕ M -ϕ S (JLT conducts above 5 eV work function) leads to the positive shift in V TH and bands becomes flat at V FB, which then takes a path for the conduction at positive V GS . The channel depletes completely at zero V GS . At high N D mobility degrades perpendicularly to channel and with low electric field enhances mobility.
Along with introduction, section II discusses the device structure and physics behind the device that carried out simulations, and activated models for the simulations. Section III describes the study of electrostatic integrity of SG-OI JLCT. Section IV deals with conclusion and remarks of the proposed device.
SILICON GERMANIUM ON INSULATOR JUNCTION-LESS CHANNEL TRANSISTOR (SG-OI JLCT)
The schematic diagram of SG-OI JLCT is shown in Fig.1 . The architecture is carried out with no metallurgical junction in lateral direction, hence named JLCT. According to the features and specifications listed in table 1 the device has been designed, and the parameter specifications are taken from [4] , [13] , [14] .
Fig. 1 Cross sectional view of SG-OI JLCT
Junctionless transistors are the devices with no doping gradients across source channel and drain edges. Usually, the device layer is doped with high doping density. The gate metal is taken at high work function ϕ M of 5.1 eV. For isolation purpose a SiO 2 is considered. The spacers are provided with high-κ HfO 2 [22] , [23] . A fully depleted SiGe layer is grown epitaxial on an insulator (FD SG-OI JLCT) forming a conducting path across the device layer. The strain induce effect occur when a SiGe layer is grown epitaxial on a thin silicon substrate. [24] , [25] a simple identification of the device performance is represented by considering a relaxed SiGe layer, with the change in the molefraction value. The model used for the simulation is default drift-diffusion carrier transport mobility model. The mobility model is then dependent on the doping concentration with high field saturation carrier densities and transverse field dependence. As SiGe is compound material, a mole fraction dependent effective intrinsic density band gap narrowing model for SiGe is used for the device. The structure assumes to be abrupt and taken at room temperature. In order to solve this, a self-consistent Drift-Diffusion equation is used. Due to its high N D across lateral direction and OldSlotboom band gap narrowing model and Schottky-Read-Hall mechanism is accounted. The model calculates the intrinsic carriers for silicon material. It then improves the carrier mobility under high field saturation. The overall simulations are carried out using Sentaurus TCAD 2D Simulator [26] , [27] . Basically the paper deals with the electrostatic integrity (EI) parameter which usually has short channel effects and DIBL given in equation 2 and 3. This induces a qualitative control on the channel through the gate. In short channel devices the channel is predominated by gate with affecting electric field lines from source to drain. As the approach is fully depleted, SG-OI EI is shown in equation 1, most of the electric field lines propagate through box to channel which can reduce SCE. Further this has an inconvenience of increasing junction capacitance and body effect [30] . Firstly from Fig. 4 our model is well suitable for reducing I OFF at 10 -13 (A) and I ON is maintained 10 -06 (A) which is then compared with [13] . A comparative analysis is shown for conventional MOSFET, SOI JLT and a SG-OI JLCT. The main intention behind the analysis is to scale I OFF, the challenges for scaling I OFF is [28] , (1) having a thin channel region, (2) considering High κ spacers, which improves the I OFF and (3) temperature doping dependent channel is considered. This shows that at x = 0.25 the values are similar to those given in [13] . As the SiGe is a compound material, there is possibility of a varying band gap from 0.6 to 1.1 eV. This variation of bandgap is obtained due to tuning the molefraction value (x = 0.25, x = 0.5, and x= 0.75). The composition of Si is high in content; therefore the device acquires the Si material characteristics though the channel is maintained to be SiGe material. However, the band gap value of Si is 1.1 eV, but for SiGe at x = 0.25 the bandgap value is almost near to 1.1 eV. If the molefraction x = 0.75 the bandgap value is near to 0.6 eV, hence the channel acts according to the Ge material properties shown in Fig. 4 . [31] Provide Ge MOSFET advancement in electrical performance which represents the switching activity and the mobility enhancement to that of an Si MOSFET [32] . Fig. 5 shows the DIBL as a function of I ON is represented for both SG-OI JLCT and SOI JLCT. At x = 0.25 I ON is improved in case of SG-OI JLCT but DIBL remain equal for both the devices and at x = 0.75 I ON found to be less and DIBL is very high which is not considerable. In order to improve I ON and DIBL for x = 0.75 a proper tuning of ND and work-function is suggested. 1eV is considered to estimate the I OFF . Therefore from the above results SG-OI JLCT performs better at x = 0.25 by activating the drift-diffusion carrier mobility and SRH mechanism for high field saturation mobility model using sentaurus TCAD 2D simulator. And study towards electrostatic integrity can then be evaluated.
